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Integrated complementary graphene inverter
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The operation of a digital logic inverter consisting of one p- and one n-type graphene transistor
integrated on the same sheet of monolayer graphene is demonstrated. The type of one of the
transistors was inverted by moving its Dirac point to lower gate voltages via selective electrical
annealing. Boolean inversion is obtained by operating the transistors between their Dirac points.
The fabricated inverter represents an important step towards the development of digital integrated
circuits on graphene.
PACS numbers: 84.30.Sk, 85.65.+h, 81.05.Tp
Graphene, a recently isolated1 single sheet of graphite,
is currently being investigated as a viable alternative to
Si for the channel of field-effect transistors (FETs) at
the sub-10 nm scale, at which the ultimate limits of Si
technology would probably be reached.2 The high mobil-
ity of carriers in graphene3,4 could allow fabrication of
FETs with a very low channel resistance, resulting in a
high operational speed.5 The remarkable electronic prop-
erties of graphene6 and its compatibility with Si litho-
graphic techniques7,8 promise to simplify the transition
to carbon-based electronics.9 Large-scale fabrication of
graphene, which is currently being attempted by epi-
taxial growth,10,11 transfer printing,12,13,14 or deposition
from a solution,15 is the following step in the develop-
ment of graphene-based integrated circuits. However,
only single-transistor operation16,17,18 has been demon-
strated so far. Here we demonstrate the operation of the
first graphene integrated electronic circuit, consisting of
two graphene FETs of opposite type. The transistors are
fabricated on the same sheet of monolayer graphene and
comprise an integrated digital logic inverter (NOT gate),
the main building block of Si complementary metal-oxide
semiconductor (CMOS) digital electronics.19
The fabricated inverter is schematically depicted in
Fig. 1. Graphene flakes were deposited by mechanical ex-
foliation of highly oriented pyrolitic graphite on a highly
doped Si substrate with 300 nm of thermally grown dry
SiO2 on top.
1 A metal contact evaporated on the back
of the Si substrate was used as a back-gate. The in-
verter was fabricated on a flake which was identified as a
monolayer graphene by Raman spectroscopy.20 The flake
was contacted by three Cr(5 nm)/Au(50 nm) electrodes
patterned by e-beam lithography. Each part of the flake
contacted by a pair of neighboring electrodes (source and
drain contacts) comprises a channel of one of the two
graphene FETs, which share the same back-gate used as
voltage input (IN). Both FETs show identical p-type be-
havior at small gate voltages, which has been attributed
to hole-doping by physisorbed ambient impurities such as
water1 and oxygen.21 The measured transfer resistance
Rp between the source and drain contacts of one of the
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FIG. 1: Integrated complementary graphene inverter. (a) A
schematic of the fabricated inverter. Three electrodes pat-
terned on the same flake of monolayer graphene define two
FETs. The part of the flake between the two leftmost elec-
trodes (depicted in red) is electrically annealed to obtain an
n-type FET. The other part of the flake (depicted in blue)
is a pristine p-type FET. The flake is electrically insulated
from the input (highly doped Si depicted in dark grey) by a
layer of SiO2 (depicted in bright grey). (b) Scanning electron
microscopy image of the fabricated inverter. Electrode sepa-
ration (channel length) is 1 µm. (c) The circuit layout (power
supply VDD = 3.3 V).
FETs [the right-hand one in Fig. 1(a)] as a function of
the applied back-gate voltage VIN is shown in Fig. 2.
The p-type behavior is exhibited up to the Dirac point
(resistance maximum) which is reached at VIN = 13.9 V.
For higher input voltages, the Fermi level crosses into the
conduction band resulting in type inversion.
In order to fabricate an inverter, one of the transistors
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FIG. 2: Resistance curves R vs. VIN of the graphene transis-
tors schematically depicted in Fig. 1 at T = 3 K. The curve
denoted by Rn (Rp) corresponds to the left (right) transistor.
Segments of the curves displaying n-type (p-type) behavior
are drawn in red (blue). In the range (shaded in yellow)
between Dirac points (2.1 V < VIN < 13.9 V) transistors
exhibit complementary behavior, i.e., the Fermi level in the
left (right) transistor is in the conduction (valence) band, as
depicted in Fig. 1(a).
[the left-hand one in Fig. 1(a)] was electrically annealed22
to shift its Dirac point to lower input voltages. Anneal-
ing was carried out in a He atmosphere (∼ 5 mbar) at
T = 3 K and VIN = 0 V. The source-drain voltage was
increased from zero to 3 V in steps of 0.1 V to remove am-
bient contamination by Joule heating. After each step,
the voltage was held constant for ∼ 5 min. The high-
est drain current reached was ∼ 350 µA. For voltages
larger than 2.5 V the drain current noticeably decreased
during the hold time, due to the removal of p-type im-
purities. After annealing, the resistance curve of the an-
nealed transistor Rn vs. VIN was found to be shifted to
lower input voltages with the peak at VIN = 2.1 V, as
shown in Fig. 2. The annealing procedure did not affect
the other transistor, whose resistance curve Rp vs. VIN
(also shown in Fig. 2) was unchanged. Hence, the tran-
sistors exhibit complementary behavior (non-annealed
as a p- and annealed as an n-type FET) in the range
2.1 V < VIN < 13.9 V. Electrical annealing offers a sim-
ple way to change the type of a selected transistor, in
contrast with conventional thermal annealing23 which af-
fects all transistors on a chip.
The inverter was realized by connecting the source of
the n-graphene FET to ground (GND), the source of the
p-graphene FET to a conventional CMOS supply voltage
VDD = 3.3 V, and the output (OUT) to the common
drain of the FETs (Fig. 1).19 In this configuration, the
output voltage is given by VOUT = VDD/(1 + Rp/Rn).
The measured voltage transfer characteristics of the fab-
ricated inverter are shown in Fig. 3. The transfer curve
VOUT vs. VIN can be understood from the previous ex-
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FIG. 3: The measured DC voltage transfer characteristics of
the fabricated complementary graphene inverter (solid lines)
and a resistive-load inverter (dashed lines) obtained by replac-
ing the p-type transistor by a resistor. The characteristics are
represented by the output voltage VOUT and absolute value of
the voltage gain A = dVOUT /dVIN as functions of the input
voltage VIN at T = 3 K. The FETs exhibit complementary
mode of operation in the range shaded in yellow.
pression and Fig. 2, as the graphene FETs stay in the
ohmic regime even at very large drain biases. They func-
tion as simple voltage controlled resistors whose resis-
tances Rp and Rn depend solely on the applied gate volt-
age VIN . The two FETs operate in the complementary
mode between Dirac points; in this range, increase of
VIN causes resistance Rp to increase and Rn to decrease
which results in a strong increase in the ratio Rp/Rn.
As a consequence, VOUT decreases with the increase of
VIN giving rise to the voltage inversion shown in Fig. 3.
Away from the Dirac points, the output voltage saturates
as both FETs enter the same mode of operation (p-type
for VIN < 2.1 V and n-type for VIN > 13.9 V) making
the ratio Rp/Rn approximately constant. However, in
contrast with a CMOS inverter, the output voltage does
not saturate to zero or VDD as neither of the FETs can
be turned off. Inability to turn off the FETs stems from
the absence of a bandgap in graphene and the formation
of electron-hole puddles.24
The threshold voltage VTH of a logic gate is usually
defined as the input voltage at which the absolute value
of the voltage gain A = dVOUT /dVIN (shown in Fig. 3)
reaches a maximum. This ensures the maximal output
voltage swing, i.e., a clear distinction between Boolean
0 and 1 at the output. The maximum absolute gain of
|A| = 0.044 was reached at VIN = VTH = 7.5 V (Fig. 3).
At this operating point Rn is slightly larger than Rp (the
resistance curves in Fig. 2 intersect at VIN ≃ 8.0 V), so
the output voltage is slightly larger than VDD/2. The
3small voltage gain of the fabricated inverter is due to
a very small change of the resistance of the transistors
around the Dirac point, i.e., due to the impossibility
of turning the transistors off (the resistance off/on ra-
tio in Fig. 2 is only ≃ 1.8). Although the small gain
also suppresses noise, the logic gates do not have a noise
margin as the gain is always less than 1 and there is a
mismatch between the input offset VTH and output off-
set ≃ VDD/2 (in contrast with conventional CMOS gates
where VTH = VDD/2).
Voltage inversion can also be obtained if one of the
FETs is replaced by an off-chip resistor.18 However, in
this case the corresponding resistance in the ratio Rp/Rn
is constant so the output voltage VOUT decreases more
slowly when VIN increases. To demonstrate this, an n-
graphene inverter was realized by replacing the p-type
transistor with an off-chip resistor of the same resistance
at VIN = 7.5 V. The measured voltage transfer char-
acteristics of such a resistive-load inverter are shown in
Fig. 3. The much smaller output voltage swing and gain
obtained in this case stress the importance of the com-
plementary mode of operation.
Voltage transfer characteristics are presented at T =
3 K in order to evaluate the upper limit of performance
of the fabricated inverter. The characteristics were also
measured at room temperature by keeping the inverter
in vacuum (∼ 10−2 mbar) so as not to reintroduce ambi-
ent contamination which would shift the Dirac point of
the annealed transistor back to the original position.22
The principle of operation did not change at room tem-
perature, but broadening of resistance peaks degraded
inverter performance. The output voltage swing was
damped and the highest measured absolute value of
the voltage gain was |A| = 0.027. The supply volt-
age VDD = 3.3 V was found to be too high for room-
temperature operation as the electrical current was not
stable at VIN = 0 V (most likely due to Joule heating of
the transistors). At lower supply voltages (VDD = 1.1 V)
the current was stable at a constant input voltage, but
the position of the peaks was found to slowly drift with
time, probably due to an inadvertent contamination of
graphene by residual gasses. In contrast, by keeping the
sample at T = 3 K the position of the peaks did not
change in 60 days, although the inverter was repeatedly
measured with the full supply voltage of VDD = 3.3 V.
Dynamic pulse response measurements of the fabri-
cated inverter at three different clock rates of the input
signal are shown in Fig. 4. The measurements were per-
formed by driving the inverter with a square-wave signal
with the offset VTH = 7.5 V. The total input voltage
swing was VDD = 3.3 V as in conventional CMOS logic
gates. Under these conditions, stable and separated out-
put logic levels are obtained at all frequencies, as shown
in Fig. 4. However, the output voltage swing (≃ 0.15 V)
is much smaller than the input voltage swing (3.3 V)
because of the small voltage gain. As the clock rate of
the input signal is increased the output signal becomes
more distorted and already at 10 kHz propagation de-
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FIG. 4: Digital waveforms measured on the fabricated in-
verter. (a) Input voltage. The offset is 7.5 V, voltage swing
VDD = 3.3 V, and frequency f = 100 Hz. The following pan-
els show the output voltage at T = 3 K with input signal fre-
quency of (b) f = 100 Hz, (c) f = 1 kHz, and (d) f = 10 kHz.
lay can no longer be neglected. The large total parasitic
capacitance C ≃ 3 nF of the measurement equipment
connected to the output of the inverter and the output
resistance of the inverter R = (R−1p + R
−1
n )
−1 ≃ 3.5 kΩ
limit the clock rate to fmax = 1/(2piRC) ≃ 15 kHz. In
principle, by loading the output with a typical gate ca-
pacitance of C ∼ 10 fF,25 a clock rate of fmax ∼ 4.5 GHz
could be obtained. Further increase of fmax by reduction
of length of the graphene FETs (to reduce R by reducing
the Rp and Rn) will be hampered by unscalable contact
resistance.
Although this inverter seems to be an attractive alter-
native to a Si CMOS inverter, there are other two im-
portant figures of merit that should be considered. First,
the inverter is always conducting, i.e., the output stage
dissipates a static power V 2DD/(Rp + Rn) ∼ 0.77 mW,
in contrast with a CMOS inverter in which there is no
static power dissipation. The static dissipation could be
reduced by using graphene transistors with a higher resis-
tance, but this would increase the transient response time
making this inverter much slower than a state-of-the-art
CMOS inverter whose output resistance is ∼ 736 Ω.25
Hence, there is a trade-off between the static dissipation
and the highest possible clock rate. As in Si CMOS tech-
nology, the clock rate will eventually be limited by power
dissipation rather than intrinsic transistor parameters.5
Second, input and output logic voltage levels are not the
4same, so the inverters could not be directly cascaded
(i.e., level shifters would be required). This problem
could be mitigated to some extent by decreasing the in-
put threshold VTH from the present value of 7.5 V to
≃ VDD/2 = 1.65 V by annealing both transistors. How-
ever, this would not increase the voltage gain so the mis-
match between the input and output voltage swing would
prevent direct cascading of the logic gates as long as gap-
less graphene is used.
In summary, a complementary logic inverter was fabri-
cated by integrating two transistors of the opposite type
on the same flake of a monolayer graphene. The volt-
age transfer characteristics of the fabricated inverter ex-
hibit clear voltage inversion. Dynamic pulse measure-
ments display characteristic NOT functionality when the
inverter is operated with a CMOS input voltage swing
and supply voltage. Although application of the present
inverter is limited by power consumption and inability for
direct cascading, its realization demonstrates feasibility
of using graphene as a substrate on which complete elec-
tronic circuits can be integrated.
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